ELSEVIER

Journal of Systems Architecture 43 (1997) 753–755

JOURNAL OF SYSTEMS ARCHITECTURE

Author index to volume 43 (1997)

Alonso, L., see Pérez, F. 533–542
Alukaidey, T., see Guan, T.S. 391–402
Alves, V.C., see Anido, M.L. 129–134
Angelaccio, M., Dynamic data decomposition in a message-passing environment 543–556
Anido, M.L., An environment to perform functional tests on boards and integrated circuits 129–134
Axelsson, J., A portable model for predicting the size and execution time of programs 211–214
Azaria, H., see Darmon, D. 155–162

Baiardi, F., Massively parallel execution of logic programs: A static approach 437–458
Baiguera, M., see Schreiber, F.A. 605–624
Barros, S.P.V., see Guan, T.S. 391–402
Bartolucci, M., Computation of numerical algorithms with parametric floating point operators 587–600
Bertozzi, M., A real-time oriented system for vehicle detection 317–326
Bortolotto, G., see Schreiber, F.A. 605–624
Brezočnik, Z., see Vrečko, G. 81–86
Broggi, A., see Bertozzi, M. 317–326
Brookes, T.S., see Tyrrell, A.M. 341–344
Byun, T., Nonblocking two-phase commit protocol to avoid unnecessary transaction abort for distributed systems 245–254

Caglioti, V., see Schreiber, F.A. 605–624
Candelieri, A., see Baiardi, F. 437–458
Carrabina, J., see Riera, J. 119–122
Carretero, J., see Pérez, F. 533–542
Castelluccio, S., see Bertozzi, M. 317–326
Cawte, H., see Hudson, A.D. 59–66
Chang, H., see Kim, B.-G. 111–118
Chaung, E.-R., see Chen, S.L. 327–336
Chen, S.L., VISUAL: An object oriented language for image understanding 327–336
Cheng, S.P., see Dandamudi, S.P. 491–512
Cho, H., see Lee, W. 267–276
Cho, J.W., see Kim, B.-G. 111–118
Cho, Y., see Lee, D. 175–184
Choi, H.-I., Motion interpretation by analyzing difference images 307–316
Ciccarella, G., A nonlinear predistortion technique for radio channels: Algorithms and implementation problems 193–198
Citron, A., see Samaras, G. 229–244
Colajanni, M., see Angelaccio, M. 543–556

Dandamudi, S.P., Performance impact of run queue organization and synchronization on large-scale NUMA multiprocessor systems 491–512
Darmon, D., Asynchronous Process Simulator for Parallel Systems (APSPS) 155–162
De Micheli, G., see Gupta, R.K. 557–586
De Miguel, P., see Pérez, F. 533–542
Dodero, G., Pipelined programming in PVM 135–142
Donatelli, G., see Ciccarella, G. 193–198
Duh, A., see Vrečko, G. 81–86

Etkin, J., Language-based communication protocols for distributed systems 189–192

Fernández, J.M., An approach to the design of RISC core processors for VLSI embedded systems 33–38
Ferreira de Souza, A., On the balance of VLIW architectures 15–22

Elsevier Science B.V.

García, F., see Pérez, F. 533–542
Goczyla, K., Exploiting class hierarchy for effective parallelisation of processing in object-oriented database systems 291–296
Goeschka, K.M., Generation of firmwarecompilers 99–110
Golding, H., see Hudson, A.D. 59–66
Goodwin, M.J., Navigational assistance for disabled wheelchair-users 73–80
Goodwin, M.J., see Stott, I.J. 67–72
Guan, T.S., An MPP reconfigurable architecture using free-space optical interconnects and Petri net configuring 391–402
Guazzoni, P., see Bartolucci, M. 587–600
Gupta, R.K., Constrained software synthesis for embedded applications 557–586

Han, K., Group checkpointing scheme for partition failure recovery in mobile database systems: GCS/MD 297–306
Han, T.-D., see Kim, Y. 355–364
Horvat, B., see Vrečko, G. 81–86
Hou, C.-L., see Tsai, L.-J. 639–642
Howard, D.M., see Tyrrell, A.M. 341–344
Hsieh, W.S., see Chen, S.L. 327–336
Hudson, A.D., Aspects of an expert design system for the wastewater treatment industry 59–66
Hung, S.-I., see Lam, K.-W. 625–638

Iannello, G., PVM communication performance over an ATM MAN 167–174

Jin, Y., see Lee, D. 175–184
Johnson, S., see Phillips, D. 337–340
Judmann, K.P. EUROMICRO 1995 - Short Contributions 1–6

Kapus, T., see Vrečko, G. 81–86
Kim, B.-G., Methodology for ensuring high reliability of VLSI systems 111–118
Kim, D., A partitioned on-chip virtual cache for fast processors 519–532
Kim, G.-Y., see Choi, H.-I. 307–316
Kim, H., A cost model for sort-domain traversal strategy in object-oriented databases 277–284
Kim, H.-J., see Kim, H. 277–284
Kim, J.S., Embedding of rings in 2-D meshes and tori with faulty nodes 643–654
Kim, Y., Design and performance analysis of the Practical Fat Tree Network using a butterfly network 355–364
Kim, Y., see Mun, Y. 185–188
Kleiner, M.B., see Kühn, S.A. 7–14
Korbar, N., see Žumer, V. 203–210
Kshemkalyani, A., see Samaras, G. 229–244
Kühn, S.A., Multiparallel systolic arrays for multidimensional FFT-architectures on 3D-VLSI 7–14
Kwon, O.-Y., see Kim, Y. 355–364

Lam, K.-W., Preemptive transaction scheduling in hard real-time database systems 625–638
Lampe, J., A tool for syntax directed software design 199–202
Lee, D., Fast networking based on the STREAMS mechanism with fast module scheduling 175–184
Lee, J., see Kim, D. 519–532
Lee, S., see Kim, H. 277–284
Lee, S., see Yong, H.-S. 285–290
Lee, W., Group-oriented catalog allocation in heterogeneous distributed database systems 267–276
Lee, Y., Dynamic replication control scheme using logical configuration information: DYRECT 255–266
Lekatsas, Ch., see Voliotis, K. 459–478
Lor, S., Divide-and-conquer mapping of parallel programs onto hypercube computers 373–390
Lovrek, I., see Sinković, V. 479–490

Maeng, S.R., see Kim, J.S. 643–654
Maheshwari, P., see Lor, S. 373–390
Manfredi, G., see Bartolucci, M. 587–600
Manis, G., see Voliotis, K. 459–478
Meneses, J., see Fernández, J.M. 33–38
Mernik, M., see Žumer, V. 203–210
Milutinović, D., Mapping of interconnection networks for parallel processing onto the advanced sea-of-gates VLSI 365–370
Min, K.-S., see Mun, Y. 185–188
Moon, S., see Byun, T. 245–254
Moon, S., see Han, K. 297–306
Moon, S., see Lee, W. 267–276
Moon, S., see Lee, Y. 255–266
Moreno, F., see Fernández, J.M. 33–38
Mun, Y., Performance evaluation of switching networks 185–188
Mun, Y., see Kim, Y. 355–364
Musil, V., see Povazanec, J. 123–128

Németh, G., Scheduling problems in general purpose massively parallel systems 425–436

Oliveira, C.E.T., see Anido, M.L. 129–134
Ould-Khaoua, M., Performance evaluation of hypermeshes and meshes with wormhole routing 345–354

Paganelli, F., A framework for virtually transparent monitoring of parallel programs 403–424
Papakonstantinou, G., see Voliotis, K. 459–478
Park, S., see Kim, D. 519–532
Peng, Z., see Stoy, E. 87–98
Pérez, F., Evaluating ParFiSys: A high-performance parallel and distributed file system 533–542
Phillips, D., On an efficient VLSI architecture for the multirate additive synthesis of musical tones 337–340
Piermarini, R., see Ciccarella, G. 193–198
Poland, G.A., see Goodwin, M.J. 73–80
Povazanec, J., Fault and test-process modelling for integrated circuits 123–128
Purvis, A., see Phillips, D. 337–340

Ribas, L., see Riera, J. 119–122
Ricci, L., see Baiardi, F. 437–458
Riera, J., Deriving cost functions from cell libraries and real ICs to allow real area-power-delay trade-off in early stages of logic synthesis 119–122
Russo, S., see Iannello, G. 167–174

Švéda, M., Design method, fail-stop safety model, and embedded application 47–58
Samaras, G., Reconciling chained and unchained transactional support for distributed systems 229–244
Sanders, D.A., see Goodwin, M.J. 73–80
Sanders, D.A., see Hudson, A.D. 59–66
Sanders, D.A., see Stott, I.J. 67–72
Schreiber, F.A., A study of the dynamic behaviour of some workload allocation algorithms by means of catastrophe theory 605–624
Sechi, G., see Bartolucci, M. 587–600
Sechi, G.R., Massively Parallel Systems 371–372
Shen, H., Efficient multiple multicasting in hypercubes 655–662
Shen, H., see Lor, S. 373–390
Sinković, V., A model of massively parallel call and service processing in telecommunications 479–490
Sotudeh, R., see Ould-Khaoua, M. 345–354
Stott, I.J., A software algorithm for the intelligent mixing of inputs to a tele-operated vehicle 67–72
Stott, I.J., see Goodwin, M.J. 73–80
Stoy, E., Inter-domain movement of functionality as a repartitioning strategy for hardware/software co-design 87–98
Švéda, M., Design method, fail-stop safety model, and embedded application 47–58
Tavares Fernandes, E.S., see Ferreira de Souza, A. 15–22
Tewkesbury, G.E., see Hudson, A.D. 59–66
Thor, M., A multi-thread approach reducing program execution time in a heterogeneous reconfigurable multi-processor architecture 143–154
Trainis, S.A., Modelling the hardware cost of full register bypassing in a multiple instruction issue processor 39–46
Tsai, L.-J., An O-O Logical Machine Monitor supporting disk block migration 639–642
Tsai, S.-R., see Tsai, L.-J. 639–642
Tsanakas, P., see Voliotis, K. 459–478
Tudruj, M., Dynamically reconfigurable heterogeneous multi-processor systems with transputer-controlled communication 27–32
Tyrrell, A.M., T9000 and T800 transputers: A real-time application 341–344

Vajda, F., Implementation issues of the Hough Transform 163–166
Valia, R., see Dodero, G. 135–142
Vassányi, I., FPGAs and cellular algorithms: Two implementation examples 23–26
Velasco, A.J., see Riera, J. 119–122
Voliotis, K., Orchid: A portable platform for parallel programming 459–478
Vrečko, G., Microcomputer unit for control of distributed devices over computer networks 81–86

Weber, W., see Kühn, S.A. 7–14
Wieczerzycki, W., Advanced versioning mechanisms supporting CSCW environments 215–228
Wilson, D.R., see Paganelli, F. 403–424
Winter, S.C., see Paganelli, F. 403–424
Wolfe, A., see Ferreira de Souza, A. 15–22

Yong, H.-S., A storage structure for nested relations using signatures 285–290
Yoon, H., see Kim, J.S. 643–654

Zetta, L., see Bartolucci, M. 587–600
Žumer, V., Automatic implementation of programming language using object oriented approach 203–210

ELSEVIER

Journal of Systems Architecture 43 (1997) 757–759

JOURNAL OF SYSTEMS ARCHITECTURE

Subject index to volume 43 (1997)

3D-VLSI 7
Algorithms stability evaluation 605
Arithmetic and conversion operators 587
Asynchronous process 155
ATM 167
Auditory model 341
Automatic compiler generation 203

Bridge faults 111

Cache partitioning 519
CAD 59
Catalog allocation 267
Catastrophe theory 605
Check-pointing 297
Chromatographic search 327
Clustering 373
Commit protocol 245
Compilation 437
Concurrency controls 625
Conflict miss 519
Congestion 437
Context management 229
Context switch 519
CSCW 215
Current monitoring 111

Data decomposition-independence 543
Data distribution 533
Database systems 625
Databases 229
Declarative language 327
Dependable computing 47
Disk block migration 639
Distributed Database 605
Distributed memory system 437
Distributed processing 229
Distributed shared memory 459
Dynamic replication control 255

Electric wheelchair 73
Embedded software 557
Environment 129
Expert design 59

Fail-stop safety models 47
Fast Fourier transform 7
Fast scheduling path between modules 175
Fat tree network 355
Fault-tolerance 643
File systems 533
Firmwarecompiler 99
Functional tests 129

Genetic algorithm 479
Geometrical structure 307
Graph embedding 643
Graph partitioning 373
Graphs 345

Hamiltonian cycle 643
Hardware/software co-design 87, 99
Heterogeneous distributed database system 267
Heuristic algorithm 373
Hypercube 373, 655
Hypergraphs 345
Hypermeshes 345

Industrial applications 59
Input/output 533

Elsevier Science B.V.

Instruction level parallelism 15
Instruction scheduling techniques 15
Intensity distribution 307
Inter-domain movement 87
Interconnection networks 345, 355

Knowledge acquisition 59

Locality of scheduling 175
Logic language 437
Logical Machine 639
Logical Machine Monitor 639
LU6.2 229

MANs 167
Mapping problem 373
Massively parallel systems 425
Massively-parallel computing 403
Meshes 345, 643
Message exchange 245
Message latency 345
Message-passing primitives 543
Micro-computer 73
Mixing signals 67
Mobile databases 297
Modelling 119
Monitoring 403
Motion characteristics 307
MPP 533
Multi-processor architecture 143
Multicomputer systems 459
Multicomputers 345, 543
Multiparallel data format 7
Multiple multicasting 655
Multiprocessor systems 491
Multiprogramming 519
Multithreaded software 557

Navigation 73
Nested relational database 285
Network computing 167
Nonblocking 245
Nonlinear predistortion for radio channels 193
Nonlinear signal processing 193
Nuclear electronics 587
Null reference 277

Object oriented design 155
Object-oriented 327
Object-oriented programming 639
One-copy serializability 255
Operating systems 639
Operation linearization 557
Operation serializability 557
Optical interconnects 391
Optimization 143

Parallel architecture 317
Parallel processing 479
Parallel programming 135, 459
Parallel software engineering 403
Parallel system design 155
Parallel systems 491
Parallelism 533
Partial instantiation 277
Partition failure 297
Performance evaluation 267, 491
Performance modeling and evaluation 355
Performance-driven combinatinal logic synthesis 119
Petri net control 391
Portability 459
Principle of closeness 327
Printed circuit boards 129
Priority inheritance 625
Probe-effect 403
Process 519
Process cooperation 425
Processor scheduling 491
Programming languages 203
PVM 135, 167

Queueing Theory 345

Real time distributed systems 47
Real-time application 341
Real-time processing 587
Real-time systems 625
Reconfigurable architecture 391
Reconfiguration 143
Reference relation 277
Reliability 111
Remote vehicle 67
Repartitioning 87
Replacement algorithms 519
Response time analysis 479
Ring 643
Routing 425
Run queue organization 491
Run-time support 543

Scheduling 425
Semantics 203

Serial architecture 317
Signature referencing technique 285
Signature view index 285
Simulator 155
Soft real-time 605
Software pipeline 135
Software synthesis 557
SPMD algorithms 543
Static process network 437
Storage structure 285
STREAMS overhead 175
Syntax 203
Systolic array 7

T9000 transputer 341
Task allocation/assignment 373
Tele-operation 67
Telecommunications 479
Torus 643
Transaction management 215
Transaction processing 229
Transaction scheduling 625
Tree-quorum protocol 255

Ultrasonic sensors 73

Vehicle detection 317
Versioning 215
Virtual cache 519
VLIW machines 15

Wall following 73
Workload allocation and balancing 605